


Máquina Multinivel

Componentes de una arquitectura

Arquitectura de computadoras

Pablo A. Montini
Juan I. Iturriaga
Franco Lanzillotta



Central processing unit (CPU)




Figure 2-1. The organization of a simple computer with one CPU and two I/O devices.





Figure 2-2. The data path of a typical von Neumann machine.



(a)



(b)

Figure 2-4. (a) A five-stage pipeline. (b) The state of each stage as a function of time. Nine clock cycles are illustrated.




Figure 2-5. (a) Dual five-stage pipelines with a common instruction fetch unit.




Figure 2-6. A superscalar processor with five functional units.




Figure 2-8. (a) A single-bus multiprocessor. (b) A multicomputer with local memories.






Figure 2-9. Three ways of organizing a 96-bit memory.



Bit Number	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	1	1	0	0	1	0	1	1	0	0	1	0

Fig 4-1. A 16-bit register can hold 16 bits of information

Bit Number	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	1	1	0	0	1	0	1	1	0	0	1	0

Fig 4-1. A 16-bit register can hold 16 bits of information




Fig 4-2 (a) Detail of an 8-bit register connected to an input bus and an output bus




Fig 4-2 (b) Symbolic representation of a 16-bit register with one input bus and two output buses




Fig 4-2 (b) Symbolic representation of a 16-bit register with one input bus and two output buses








Fig 4-3 (a) A 2-to-1 multiplexor. (b) A 4-to-16 decoder




0 = $A + B$
 1 = $A \text{ AND } B$
 2 = Copy A
 3 = Complement A





0 = No Shift
 1 = Shift Right 1 bit
 2 = Shift Left 1 bit
 3 = (not used)












0 = $A + B$
 1 = $A \text{ AND } B$
 2 = Copy A
 3 = Complement A







0 = No Shift
 1 = Shift Right 1 bit
 2 = Shift Left 1 bit
 3 = (not used)














AMUX

COND

ALU

SH

MBR, MAR, RD, WR, ENC


0=A Latch
1=MBR


0=No Jump
1=Jump if N=1
2=Jump if Z=1
3=Jump always

0=A + B
1=A AND B
2=Copy A
3=Complement A

0=No Shift
1=Shift Right 1 bit
2=Shift Left 1 bit
3=(not used)

0=No
1=Yes





COND		
0	0	No salta
0	1	Salta si N=1
1	0	Salta si Z=1
1	1	Salta siempre

Máquina Multinivel

Componentes de una arquitectura

Arquitectura de computadoras

Pablo A. Montini
Juan I. Iturriaga
Franco Lanzillotta